Ref No:	

## Sri Krishna Institute of Technology, Bangalore



### **COURSE PLAN**

## Academic Year 2019-2020

Program:	B E – Electronics & Communication Engineering
Semester:	6
Course Code:	17EC63
Course Title:	VLSI Design
Credit / L-T-P:	4 / 4-0-0
Total Contact Hours:	60
Course Plan Author:	ARUN KUMAR R

# Academic Evaluation and Monitoring Cell

# Sri Krishna Institute of Technology

#29,Chimney hills,Hesaraghata Main road, Chikkabanavara Post Bangalore – 560090, Karnataka, INDIA

Phone / Fax:08023721477/28392221/23721315 Web: www.skit.org.in , e-mail: <a href="mailto:skitprinci@gmail.com">skitprinci@gmail.com</a>

# Table of Contents

A. COURSE INFORMATION	<u>2</u>
1. Course Overview	2
2. Course Content	3
3. Course Material	
4. Course Prerequisites	3
5. Content for Placement, Profession, HE and GATE	<u>4</u>
B. OBE PARAMETERS	4
1. Course Outcomes	4
2. Course Applications	4
3. Articulation Matrix	4
4. Curricular Gap and Content	5
C. COURSE ASSESSMENT	5
1. Course Coverage	5
2. Continuous Internal Assessment (CIA)	5
D1. TEACHING PLAN - 1	5
Module - 1	
Module - 2	6
E1. CIA EXAM – 1	
a. Model Question Paper - 1	7
b. Assignment -1	7
D2. TEACHING PLAN - 2	7
Module - 3	
Module - 4	8
E2. CIA EXAM – 2	9
a. Model Question Paper - 2	9
b. Assignment – 2	
D3. TEACHING PLAN - 3	10
Module - 5	
E3. CIA EXAM – 3	
a. Model Question Paper - 3	
b. Assignment – 3	11
F. EXAM PREPARATION	11
1. University Model Question Paper	11
2. SEE Important Questions	12

### A. COURSE INFORMATION

#### 1. Course Overview

Degree:	BE	Program:	EC
Semester:	6	Academic Year:	2019-20
Course Title:	VLSI Design	Course Code:	17EC63
Credit / L-T-P:	4 / 4-0-0	SEE Duration:	180 Minutes
Total Contact Hours:	50 Hours	SEE Marks:	60 Marks
CIA Marks:	40 Marks	Assignment	1 / Module
Course Plan Author:	ARUN KUMAR R	Sign	Dt:
Checked By:		Sign	Dt:
	CIA Target : 84 %	SEE Target:	55

**Note:** Define CIA and SEE % targets based on previous performance.

#### 2. Course Content

Content / Syllabus of the course as prescribed by University or designed by institute.

Mod	Content	Teaching Hours	Blooms Learning
ule			Levels
1	Introduction: A Brief History, MOS Transistors, MOS Transistor Theory, Ideal I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics Fabrication: nMOS Fabrication, CMOS Fabrication[P-well process, N-well process, Twin tub process], BiCMOS Technology		L1, L2
2	MOS and BiCMOS Circuit Design Processes: MOS Layers, Stick Diagrams, Design Rules and Layout. Basic Circuit Concepts: Sheet Resistance, Area Capacitances of Layers, Standard Unit of Capacitance, Some Area Capacitance Calculations, Delay Unit, Inverter Delays, Driving Large Capacitive Loads		L2,L3
3	Scaling of MOS Circuits: Scaling Models & Scaling Factors for Device Parameters Subsystem Design Processes: Some General considerations, An illustration of Design Processes- Regularity, Design of an ALU Subsystem, The Manchester Carry-chain and Adder Enhancement Techniques		L3, L2
4	Subsystem Design: Some Architectural Issues, Switch Logic, Gate(restoring) Logic, Parity Generators, Multiplexers, The Programmable Logic Array (PLA) FPGA Based Systems: Introduction, Basic concepts, Digital design and FPGA's, FPGA based System design, FPGA architecture, Physical design for FPGA's		L3, L2
5	Memory, Registers and Aspects of system Timing- System Timing Considerations, Some commonly used Storage/Memory elements Testing and Verification: Introduction, Logic Verification, Logic Verification Principles, Manufacturing Test Principles, Design for testability		L3, L2
-	Total	50	L2-L3

#### 3. Course Material

Books & other material as recommended by university (A, B) and additional resources used by course teacher (C).

- 1. Understanding: Concept simulation / video ; one per concept ; to understand the concepts ; 15 30 minutes
- 2. Design: Simulation and design tools used software tools used; Free / open source
- 3. Research: Recent developments on the concepts publications in journals; conferences etc.

  17EC 63

  Copyright ©2017. cAAS. All rights reserved.

Modul	Details	Chapters	Availability
es		in book	,
Α	Text books (Title, Authors, Edition, Publisher, Year.)	-	-
	<b>"Basic VLSI Design"</b> - Douglas A. Pucknell & Kamran Eshraghian, PHI 3 <sup>rd</sup>	1,3,4,5,6,	In Lib
	Edition (original Edition – 1994).	7,8,9	In dept
	"CMOS VLSI Design- A Circuits and Systems Perspective"- Neil H.E.	1,2,12	In Lib
	Weste, David Harris, Ayan Banerjee, 3rd Edition, Pearson Education.		
	<b>"FPGA Based System Design"-</b> Wayne Wolf, Pearson Education, 2004, Technology and Engineering.	1,3,4	In Lib
В	Reference books (Title, Authors, Edition, Publisher, Year.)	_	_
С	Concept Videos or Simulation for Understanding	-	_
	Working of MOSFET:		
	https://youtu.be/4_nGFY7zgDM - 16 mins		
	https://www.youtube.com/watch?v=p4E1to95w_w - 48 mins		
	Fabrication of MOSFET		
1	https://www.youtube.com/watch?v=t-Ve1-oboGo - 14 mins		
	https://www.youtube.com/watch?v=88eYPWShO5c - 58 mins		
	Stick diagram and Layout diagrams		
1	https://www.youtube.com/watch?v=wqRGa5sOUmc - 10 mins		
	https://www.youtube.com/watch?v=pBS7vBo2zvo - 21 mins		
	Sheet resistance and area capacitance calculation		
1	https://www.youtube.com/watch?v=iG7X3sYffXU - 10 mins		
	https://www.youtube.com/watch?v=ZqHNUeGbj3U - 8 mins		
_	Scaling of MOS circuits https://www.youtube.com/watch?v=nAysnNtrbOo – 26 mins		
	https://www.youtube.com/watch?v=nAysnintrb00 - 26 mins		
	Design of full adder, adder enhancement techniques		
	https://www.youtube.com/watch?v=p4jqNRjwluA - 12 mins	-	-
	https://www.youtube.com/watch?v=1lUbwASkPTc - 4 mins		
	Switch logic and gate logic		
	https://www.youtube.com/watch?v=EusSZWTjjBE – 12 mins		
	https://www.youtube.com/watch?v=ogvEnzLL-IY – 20 mins		
	FPGA based systems		
	https://www.youtube.com/watch?v=L2wsockKwPQ - 4 mins		
	https://www.youtube.com/watch?v=7Zy3kp3pUWI - 1 hr:23 mins		
	Memory and registers		
	https://www.youtube.com/watch?v=c3V8w2Wk-D0 - 11 mins		
	https://www.youtube.com/watch?v=fpnE6UAfbtU – 12 mins Testing and verification		
	https://www.youtube.com/watch?v=lRf_UPXOnVU - 30 mins		
	https://www.youtube.com/watch?v=-4XBm5t7_Jg - 54 mins		
	111195.77 W W. 17 Oded 00 00 00 117 Water 1. 47 (2011) [27 29] 94 111113		
D	Software Tools for Design	_	-
	Tanner EDA		
	Cadence		
Е	Recent Developments for Research	_	-
	https://www.youtube.com/watch?v=TXxw1kdF5_Q		
	https://www.youtube.com/watch?v=JctkoDI7YP8		
	Others (Web, Video, Simulation, Notes etc.)	-	-
	https://www.youtube.com/watch?v=gSnR3M3Clm4		
2	http://nptel.vtu.ac.in/econtent/courses/ECE/06EC56/index.php		

### 4. Course Prerequisites

Refer to GL01. If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

Students must have learnt the following Courses / Topics with described Content . . .

Mod ules	Course Code	Course Name	Topic / Description Sem Remarks	Blooms Level
2,3,4	,		Design of combinational logic 3 circuits and sequential circuits	L2

### 5. Content for Placement, Profession, HE and GATE

The content is not included in this course, but required to meet industry & profession requirements and help students for Placement, GATE, Higher Education, Entrepreneurship, etc. Identifying Area / Content requires experts consultation in the area.

Topics included are like, a. Advanced Topics, b. Recent Developments, c. Certificate Courses, d. Course

Projects, e. New Software Tools, f. GATE Topics, g. NPTEL Videos, h. Swayam videos etc.

Mod ules	Topic / Description	Area	Remarks	Blooms Level

#### **B. OBE PARAMETERS**

#### 1. Course Outcomes

Expected learning outcomes of the course, which will be mapped to POs.

Mod	Course	Course Outcome	Teach. Hours	Instr Method	Assessme	Blooms'
ules	Code.#	At the end of the course, student			nt	Level
		should be able to			Method	
1	CO1	Analyze the concepts of MOS	10	Lecture	CIA /	L2
		transistor theory to understand			Assignme	Understand
		the characteristics of MOSFETs.			nt	
2	CO2	Apply the concepts of MOSFETs	10	Lecture /	CIA /	L3
		to construct logic gates and		Video	Assignme	Apply
		develop stick diagrams, layout.			nt	
		develop stick diagrams, layout.				
3	CO3	Analyze the delay characteristics	10	Lecture	CIA /	L3 Apply
		of CMOS circuits using basic			Assignme	L4 Analyze
		circuit concepts			nt	
4	CO4	Design a sub-system and analyze its	10	Lecture	CIA /	L3 Apply
		architecture issues and understand the			Assignme	L4 Analyze
		FPGA Architecture.			nt	
5	CO <sub>5</sub>	Understand the memory and testablility	10	Lecture	CIA /	L3 Apply
		issues			Assignme	
					nt	
_	-	Total	50	-	-	L2-L3

#### 2. Course Applications

Write 1 or 2 applications per CO.

Students should be able to employ / apply the course learnings to . . .

Mod	Application Area	CO	Level
ules	Compiled from Module Applications.		
1	Fabrication process is used for manufacture of all IC's	CO1	L2

2	Back-end VLSI design for preparing the mask	CO2	L3
3	Delay estimation in the IC design.	CO3	L3
4	Designing processors	CO4	L4
5	Testing of IC's	CO5	L2

### 3. Articulation Matrix

CO - PO Mapping with mapping level for each CO-PO pair, with course average attainment.

<u>CO – </u>	PO Mapping with mapping level for each CO-PO pair, with course average attainment.																	
-	-	Course					Р	rog	ram	ı Oı	utco	ome	es.					-
		Outcomes																
Mod	CO.#	At the end of	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PS	PS	PS	Lev
ules		the course	1	2	3	4	5	6	7	8	9	10	11	12	01	О2	О3	el
		student should																
		be able to																
	Analyze the characteristic of the MOSFET	2	2	2														
	Construct and develop the logic gates and its layout and the stick diagrams.		2	2	2								2					
	Estimate the delay for the given physical structure.	3	2	2	2								2					
	Design a sub-system and analyze its architecture issues.		3	2	2								2					
	Understand the FPGA architecture and testablility issues	_	2	2									2					
-	17EC63.	2.8	2.2	2	2								2					-
-	PO, PSO	1.Engineering Kno	wle	dge	e; 2.	Proi	bler	n A	nal	ysis	; 3.L	Desi	gn.	/ D	eve	lopi	mer	nt of
		Solutions; 4.Cond	uct	Inve	esti	gati	ions	of	Coi	mpi	lex .	Proi	bler	ns;	5.M	lode	ern	Tool
		Usage; 6.The En	gine	er	and	d S	ocie	ety;	7.E	nvii	ronr	nen	it a	ınd	Su	stai	nab	ility;
		8.Ethics; 9.Individ																
		Management a	ınd	F	ina	nce	,	12.L	ife-	lon	g	Le	arn	ing;	9	S1.S	oftv	vare
		Engineering; S2.Do	ata	Bas	se N	1an	age	me	nt; S	5 <i>3.V</i>	Veb	De:	sigr	1				

### 4. Curricular Gap and Content

Topics & contents not covered (from A.4), but essential for the course to address POs and PSOs.

				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
Mod	Gap 7	Горіс		Actions Planned	Schedule Planned	Resources Person	PO Mapping
ules							
1	Simulation	of	MOS	Seminar		Subject handing	PO5
	Circuits					faculty	

## **C. COURSE ASSESSMENT**

### 1. Course Coverage

Assessment of learning outcomes for Internal and end semester evaluation.

							_			
Mod	Title	Teach.		No. o	f quest	tion in	Exam		CO	Levels
ules		Hours	CIA-1	CIA-2	CIA-3	Asg	Extra	SEE		
							Asg			
1.	Introduction, Fabrication	10	2	-	-	1	1	2	CO1	L2
2.	MOS and BiCMOS Circuit Design	10	2	-	-	1	1	2	CO2	L3

	Processes, Basic circuit concepts									
3.	Scaling of MOS Circuits,	10	_	2	-	1	1	2	CO3	L3
	Subsystem Design Processes									
4.	Subsystem Design, FPGA Based	10	_	2	-	1	1	2	CO4	L3
	Systems									
5.	Memory, Registers and Aspects of	10	_	-	4	1	1	2	CO5	L2
	system Timing, Testing and									
	Verification									
-	Total	50	4	4	4	5	5	10	-	-

### 2. Continuous Internal Assessment (CIA)

Assessment of learning outcomes for Internal exams. Blooms Level in last column shall match with A.2.

Mod	Evaluation	Weightage in		
1			CO	Levels
ules		Marks		
1, 2	CIA Exam – 1	30	CO1, CO2	L2-L3
3, 4	CIA Exam – 2	30	CO3, CO4	L2-L3
5	CIA Exam – 3	30	CO <sub>5</sub>	L2-L3
1, 2	Assignment - 1	10	CO1, CO2	L2-L3
3, 4	Assignment - 2	10	CO3, CO4	L2-L3
5	Assignment - 3	10	CO <sub>5</sub>	L2-L3
1, 2	Seminar - 1		-	-
3, 4	Seminar - 2		-	-
5	Seminar - 3		-	-
1, 2	Quiz - 1		-	-
3, 4	Quiz - 2		-	-
5	Quiz - 3		-	-
1 - 5	Other Activities – Mini Project	-		
	Final CIA Marks	40	-	-

## **D1. TEACHING PLAN - 1**

Title:	Introduction	Appr	10 Hrs
		Time:	
a	Course Outcomes	СО	Blooms
	Analyze the characteristic of the MOSFET	CO1	L2
b	Course Schedule	-	_
Class N	Portion covered per hour	-	-
1.	A Brief History.	CO1	L2
2.	MOS Transistors.	CO1	L2
3.	MOS Transistor Theory.	CO1	L2
4.	Ideal I-V Characteristics.	CO1	L2
5.	Non-ideal I-V Effects.	CO1	L2
6.	DC Transfer Characteristics.	CO1	L2
7.	Fabrication: nMOS Fabrication.	CO1	L2
8.	CMOS Fabrication [P-well process, N-well process,	CO1	L2
	Twin tub process].		

9.	CMOS Fabrication continued	CO1	L2
10.	BiCMOS Technology	CO1	L2
d	Review Questions		
1.	What do you mean by static load inverters? Derive the output voltage for pseudo Inverter by discussing its dc characteristics.		
2.	Derive the CMOS inverter DC characteristics graphically from p device and n device characteristics and show all operating regions.	CO1	L2
3.	Explain the nMOS enhancement mode transistor operation for different values of Vgs and Vds .	CO1	L2
4.	Explain the fabrication steps of CMOS p-well process with neat diagram and write the mask sequence.	CO1	L2
5.	What are the advantages of BiCMOS process over CMOS technology.	CO1	L2
6.	With Suitable diagrams explain the three regions of operation of Enhancement mode NMOS transistor.	CO1	L2
7.	With Suitable diagrams explain the three regions of operation of depletion mode NMOS transistor.	CO1	L2
8.	With Suitable diagrams explain the three regions of operation of Enhancement mode PMOS transistor.	CO1	L2
9.	With Suitable diagrams explain the three regions of operation of depletion mode PMOS transistor.	CO1	L2
10.	Using graphical approach explain the DC characteristics of a CMOS inverter.	CO1	L2
11.	Differentiate between CMOS and Bipolar technologies.	CO1	L2
12.	With neat sketches explain the CMOS P-well process steps to fabricate a CMOS inverter.	CO1	L2
13.	With neat sketches explain the CMOS N-well process steps to fabricate a CMOS inverter.	CO1	L2
14.	With neat sketches explain the CMOS Twin tub process steps to fabricate a CMOS inverter.	CO1	L2
15.	Derive a first order expression relating the current and voltage (I-V) for an NMOS transistor in Linear region.	CO1	L2
16.	Explain any two non ideal I-V effects in a MOS device.	CO1	L2
е	Experiences	-	-
1		CO1	L2
2			

	<del>-</del>		
Title:	MOS and BiCMOS Circuit Design Process	Appr	10 Hrs
		Time:	
a	Course Outcomes	СО	Blooms
-	Construct and develop the logic gates and its layout and the stick diagrams.	CO2	L2-L3
b	Course Schedule	-	-
Class	Portion covered per hour	-	-
No			
11.	MOS Layers	CO2	L2-L3
12.	Stick Diagrams,	CO2	L2-L3
13.	Design Rules and Layout.	CO2	L2-L3
14.	Layout continued.	CO2	L2-L3
15.	Layout continued.	CO2	L2-L3
16.	Basic Circuit Concepts: Sheet Resistance, Area Capacitances of	CO2	L2-L3

	Layers.		
17.	Standard Unit of Capacitance.	CO2	L2-L3
18.	Some Area Capacitance Calculations.	CO2	L2-L3
19.	Delay Unit, Inverter Delays.	CO2	L2-L3
20.	Driving Large Capacitive Loads.	CO2	L2-L3
	gg		
С	Application Areas	-	-
-	Students should be able employ / apply the Module learnings to	-	-
1	Draw mask for various digital circuits for IC designing.	CO2	
d	Review Questions	-	-
1.	Explain lambda based design rules with neat diagram.	CO2	L2
2.	Draw the circuit and stick diagram for nMOS and CMOS implementation of	CO2	L3
	Boolean expression y= a+b	002	
3.	What do you mean by lambda based design rules? List the lambda based	CO2	L2
	design rules for CMOS Technology.		
4.	Explain lambda based design rules for wires, transistors and contact cuts.	CO2	L2
5.	Draw the schematic, stick diagram and layout for a CMOS NAND gate.	CO2	L3
6.	Draw the schematic, stick diagram and layout for a CMOS NOR gate.	CO2	L3
7.	Draw the schematic, stick diagram and layout for a CMOS OR gate.	CO2	L3
8.	Draw the schematic, stick diagram and layout for a CMOS AND gate.	CO2	L3
9.	Draw the schematic, stick diagram and layout for a CMOS XOR gate.	CO2	L3
10.	Draw the schematic, stick diagram and layout for a CMOS XNOR gate.  Calculate the capacitance in Cg for the given metal layer shown in the Fig Q4(a),	CO2	L3
11.	if feature size=5µm and relative value of metal to substrate =0.075.	CO2	L3
	·		
	Fig Q4(a) 50λ →		
	1 19 - 11-17		
12.	Define sheet resistance Rs and standard unit of capacitance (nCg). Calculate the	CO2	L2
	on resistance of 4:1 nMOS inverter with Rs=10k/a, Zpu=8\(\lambda/2\)\(\lambda\), Zpd=2\(\lambda/2\)\(\lambda\). Also estimate the total power dissipated if VDD=5V.		
13.	Derive the expression for sheet resistance Rs.	CO2	L2
14.	Calculate the capacitance of the structure given below in Figure 4(b)	CO2	L3
-4.	1003	002	
	31.		
	Motal 4 $\lambda$ 1 $\lambda$		
	Diffusion $\frac{1}{2\lambda}$		
	Polysilicon		
15.	Figure 4(b)  Derive an expression for the estimation of CMOS inverter Delay.	CO2	L3
±5.	Derive an expression for the estimation of effect inverter Detay.	002	<u>∟</u> 3
е	Experiences	-	-
1			
2			

## E1. CIA EXAM - 1

## a. Model Question Paper - 1

Crs Code	e:	17EC63	Sem:	VI	Marks:	30	Time: 7	75 minute	S	
Cour	rse:	VLSI Desig	n		'					
-	-	Note: Answ	ver any 1	question f	rom each Mod	dule.		Marks	СО	Level
					MODULE 1					
							ly from p device			

		and n device characteristics and show all operating regions.			
	b	Explain the nMOS enhancement mode transistor operation for different values of Vgs and Vds .	7	CO1	L2
		OR			
2	а	Differentiate between CMOS and Bipolar technologies.	8	CO2	L2
	b	With neat sketches explain the CMOS P-well process steps to fabricate a CMOS inverter.	7	CO2	L2
		MODULE 2			
3	a	Explain lambda based design rules for wires, transistors and contact cuts.	8	Co3	L2
	b	Draw the schematic, stick diagram and layout for a CMOS NAND gate.	7	Co3	L3
		OR			
4	а	Calculate the capacitance of the structure given below in Figure 4(a)  Figure 4(a)	8	C04	L3
	b	Define sheet resistance Rs and standard unit of capacitance (nCg). Calculate the on resistance of 4:1 nMOS inverter with Rs=10k/n, Zpu=8\(\bar{\lambda}\)/ 2\(\bar{\lambda}\), Zpd=2\(\bar{\lambda}\)/2\(\bar{\lambda}\). Also estimate the total power dissipated if VDD=5V.	7	C04	LЗ

## b. Assignment -1

	Model Assig	ınment Questi	ons			
Crs Cod	le: 17EC63 Sem: VI Mar	ks: 30	Time:	90-120 m	inutes	
Course:	VLSI Design					
SNo	Assignment Des	scription		Marks	СО	Level
1.	What do you mean by static load inverted pseudo Inverter by discussing its dc char		output voltage for	8	CO1	L2
2.	Derive the CMOS inverter DC characteristand n device characteristics and show al	tics graphically		8	CO1	L2
3.	Explain the nMOS enhancement mode tr values of Vgs and Vds .			6	CO1	L2
4.	Explain the fabrication steps of CMOS pand write the mask sequence.	well process w	rith neat diagram	6	CO1	L2
5.	What are the advantages of BiCMOS pro-	cess over CMC	S technology.	4	CO1	L2
6.	With Suitable diagrams explain the three Enhancement mode NMOS transistor.	regions of ope	eration of	7	CO1	L2
7.	With Suitable diagrams explain the three depletion mode NMOS transistor.	regions of ope	eration of	7	CO1	L2
8.	With Suitable diagrams explain the three Enhancement mode PMOS transistor.	regions of ope	eration of	7	CO1	L2
9.	With Suitable diagrams explain the three depletion mode PMOS transistor.	regions of ope	eration of	7	CO1	L2
10.	Using graphical approach explain the DC inverter.	characteristic	s of a CMOS	5	CO1	L2
11.	Differentiate between CMOS and Bipolar	technologies.		4	CO1	L2
12.	With neat sketches explain the CMOS P-CMOS inverter.	well process s	teps to fabricate a	6	CO1	L2
13.	With neat sketches explain the CMOS N-CMOS inverter.	well process s	teps to fabricate a	a 6	CO1	L2
14.	With neat sketches explain the CMOS Twa CMOS inverter.	in tub process	steps to fabricate	9 6	CO1	L2
15.	Derive a first order expression relating the NMOS transistor in Linear region.	e current and v	oltage (I-V) for ar	6	CO1	L2

<ul> <li>16. Explain only two non ideal I-V effects in a MOS device.</li> <li>17. Explain lambda based design rules with neat diagram.</li> <li>18. Draw the circuit and stick diagram for nMOS and CMOS implementation of Boolean expression y= a+b</li> <li>19. What do you mean by lambda based design rules? List the lambda based design rules for CMOS Technology.</li> <li>20. Explain lambda based design rules for wires, transistors and contact cuts.</li> <li>21. Draw the schematic, stick diagram and layout for a CMOS NAND gate.</li> <li>22. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> <li>23. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> </ul>	D2 L2 L3 L2 L2 L2 L2 L2 L2
<ul> <li>18. Draw the circuit and stick diagram for nMOS and CMOS implementation of Boolean expression y= a+b</li> <li>19. What do you mean by lambda based design rules? List the lambda based design rules for CMOS Technology.</li> <li>20. Explain lambda based design rules for wires, transistors and contact cuts.</li> <li>21. Draw the schematic, stick diagram and layout for a CMOS NAND gate.</li> <li>22. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> <li>23. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> <li>24. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> </ul>	)2 L3 )2 L2 )2 L2
of Boolean expression y= a+b  19. What do you mean by lambda based design rules? List the lambda based design rules for CMOS Technology.  20. Explain lambda based design rules for wires, transistors and contact cuts. 8  21. Draw the schematic, stick diagram and layout for a CMOS NAND gate. 9  C0  22. Draw the schematic, stick diagram and layout for a CMOS NOR gate. 9	)2 L2 )2 L2
<ul> <li>19. What do you mean by lambda based design rules? List the lambda based design rules for CMOS Technology.</li> <li>20. Explain lambda based design rules for wires, transistors and contact cuts. 8</li> <li>21. Draw the schematic, stick diagram and layout for a CMOS NAND gate. 9</li> <li>22. Draw the schematic, stick diagram and layout for a CMOS NOR gate. 9</li> </ul>	)2 L2
design rules for CMOS Technology.  20. Explain lambda based design rules for wires, transistors and contact cuts. 8 CC  21. Draw the schematic, stick diagram and layout for a CMOS NAND gate. 9 CC  22. Draw the schematic, stick diagram and layout for a CMOS NOR gate. 9 CC	)2 L2
<ul> <li>20. Explain lambda based design rules for wires, transistors and contact cuts.</li> <li>21. Draw the schematic, stick diagram and layout for a CMOS NAND gate.</li> <li>22. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> <li>9 CO</li> </ul>	
<ul> <li>21. Draw the schematic, stick diagram and layout for a CMOS NAND gate.</li> <li>9 CO</li> <li>22. Draw the schematic, stick diagram and layout for a CMOS NOR gate.</li> <li>9 CO</li> <li>9 CO</li> <li>9 CO</li> <li>9 CO</li> <li>10 CO<th></th></li></ul>	
22. Draw the schematic, stick diagram and layout for a CMOS NOR gate. 9 CO	12 12
	/2 L3
	)2 L3
<b>23.</b> Draw the schematic, stick diagram and layout for a CMOS OR gate. 9 C0	)2 L3
<b>24.</b> Draw the schematic, stick diagram and layout for a CMOS AND gate. 9 CO	)2 L3
<b>25.</b> Draw the schematic, stick diagram and layout for a CMOS XOR gate. 9 CO	)2 L3
<b>26.</b> Draw the schematic, stick diagram and layout for a CMOS XNOR gate. 9 CO	)2 L3
27. Calculate the capacitance in Cg for the given metal layer shown in the Fig 8 CG	)2 L3
Q4(a), if feature size=5µm and relative value of metal to substrate =0.075.	
3λ 1	
50h ->	
Fig Q4(a)	
28. Define sheet resistance Rs and standard unit of capacitance (aCg).	)2 L3
Calculate the on resistance of 4:1 nMOS inverter with Rs=10k/a, Zpu=8\(\bar{\lambda}\)/	
2ħ, Zpd=2ħ/2ħ. Also estimate the total power dissipated if VDD=5V.	
<b>29.</b> Derive the expression for sheet resistance Rs. 4 CC	
30. Calculate the capacitance of the structure given below in Figure 4(b) 6 CC	)2 L3
100\(\ldot\)	
3.1	
Motal Diffusion 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Metal Diffusion 21 21 21 21 21 21 21 21 21 21 21 21 21	
Figure 4(b)  31. Derive an expression for the estimation of CMOS inverter Delay.  6 CO	)2 L2

## D2. TEACHING PLAN - 2

Title.	01	A 10 10 11	40 1 1/10
Title:	Scaling of MOS Circuits	Appr	10 Hrs
		Time:	
a	Course Outcomes	СО	Blooms
-	Estimate the delay for the given physical structure.	CO3	L3
b	Course Schedule		
Class No	Portion covered per hour	-	
21.	Scaling Models	CO3	L2
22.	Scaling Factors for Device Parameters.	CO3	L2
23.	Subsystem Design Processes: Some General considerations.	CO3	L2
24.	An illustration of Design Processes.	CO3	L2
25.	Illustration of the Design Processes- Regularity.	CO3	L2
26.	Design of an ALU Subsystem.	CO3	L3
27.	Design of an ALU Subsystem continued.	CO3	L3
28.	The Manchester Carry-chain.	CO3	L3
29.	Adder Enhancement	CO3	L3
	Techniques.		
30.	Adder Enhancement	CO3	L3

	Techniques.		
С	Application Areas	-	-
-	Students should be able employ / apply the Module learnings to	-	-
	Design of Microprocessors and controllers	CO3	L3
d	Review Questions	-	-
-	The attainment of the module learning assessed through following questions	-	_
1.	Obtain the scaling factor for the following device parameters: (I) Gate Capacitance (II) Gate Area (III) Saturation Current (Idss) (IV) Channel Resistance (Ron) (V) Max Operating Frequency (fo) (VI) Power Dissipation per gate (Pg) (VII) Current density (J) (VIII) Gate delay (Td).	CO3	L3
2.	With a neat diagram explain 4x4 Barrel shifter.	CO3	L2
3.	Explain the general arrangement of a 4 bit ALU.	CO3	L2
4.	Explain in detail any One Adder Enhancement technique.	CO3	L2
5.	Find the scaling factors for: i) Saturation current ii) Current density iii) Power dissipation/unit area iv) Maximum operating frequency	CO3	L3
6.	Design a 4 bit ALU to implement addition, subtraction, EX-OR, EX-NOR, OR and AND operations.	CO3	L3
7.	With a neat diagram, explain 4x4 barrel shifter.	CO3	L2
8.	Describe Manchester Carry-chain.	CO3	L2
е	Experiences	-	-
1			
2			

Title:	CMOS Subsystem Design	Appr	10 Hrs
_	Course Outcomes	Time:	Diamon
a	Course Outcomes	СО	Blooms
-	At the end of the topic the student should be able to	-	Level
	Design a sub-system and analyze its architecture issues and understand the FPGA Architecture.	CO <sub>4</sub>	L3
b	Course Schedule		
Class No	Portion covered per hour	-	-
31.	Some Architectural Issues.	CO4	L2
32.	Switch Logic.	CO4	L3
33.	Gate(restoring) Logic.	CO4	L3
34.	Parity Generators.	CO <sub>4</sub>	L3
35.	Multiplexers.	CO <sub>4</sub>	L3
36.	The Programmable Logic Array (PLA).	CO4	L3
37.	(FPGA Based Systems: Introduction, Basic concepts.	CO4	L2
38.	Digital design and FPGA's.	CO4	L2
39.	FPGA based System design.	CO4	L2
40.	FPGA architecture, Physical design for FPGA's.	CO <sub>4</sub>	L2
С	Application Areas	-	-
_	Students should be able employ / apply the Module learnings to	-	-

	Microprcossor Design	CO4	L3
	Davidson Overstiens		
d	Review Questions	-	-
-	The attainment of the module learning assessed through following questions	-	-
1.	Discuss the architectural issues related to VLSI subsystem design.	CO <sub>4</sub>	L2
2.	Explain Pseudo nMOS logic for NAND gate and Inverter.	CO <sub>4</sub>	L2
3.	Discuss the architectural issues to be followed in the design of a VLSI	CO4	L2
	subsystem.		
4.	Explain in detail the Generic Structure of an FPGA fabric.	CO <sub>4</sub>	L2
5.	Explain switch logic implementation of a 4x4 four way multiplexer.	CO4	L2
6.	Explain Parity generator with basic block diagram and stick diagram.	CO <sub>4</sub>	L2
7.	Explain Field Programmable Gate Array architectures.	CO <sub>4</sub>	L2
8.	Explain the Structured Design approach for the implementation of a Parity	CO4	L2
	Generator with relevant stick diagram.		
9.	Explain Dynamic CMOS logic with an example.	CO <sub>4</sub>	L2
10.	Discuss the programmable logic array with its structure and floor plan	CO <sub>4</sub>	L2
11.	Discuss the design of data selectors	CO4	L2
12.	Discuss the FPGA abstractions with a diagram.	CO4	L2
е	Experiences	-	-
1		CO7	L2
2			

### E2. CIA EXAM - 2

### a. Model Question Paper - 2

Crs Code	e:	17EC63	Sem: 6 Marks: 20 Time: 75 minutes							
Course: VLSI Design					I	1				
-	-		<u> </u>	question f	from each Mod	lule.		Marks	СО	Level
				•	Module 1					
1	а	Find the s	caling fact	ors for:				8	CO5	L3
		i) Saturatio	on current							
		ii) Current								
			dissipation.							
		iv) Maximı	um operati	ng freque	ncy					
	b	Explain th	ie general a	arrangeme	ent of a 4 bit AL	.U.		7	CO6	L2
					OR					
2	а	With a ne	at diagram	, explain 4	x4 barrel shifte	r.		8	CO6	L2
	b	Discribe N	/lanchester	Carry-cha	ain.			7	CO6	L2
					Module 2					
3	а	Explain sv	witch logic	implemen	itation of a 4x4	four way	multiplexer.	8	CO7	L2
	b	Explain Pa	arity genera	ator with b	asic block diag	gram and	stick diagram.	7	CO7	L2
					OR					
4	а	Discuss th	ne design c	f data sele	ectors			8	CO8	L2
	b	Discuss th	ne FPGA ab	stractions	with a diagran	า.		7	CO8	L2

## b. Assignment – 2

	Model Assignment Questions										
Crs Code:	17EC63	Sem:	6	Marks:	Time:						
Course:					·						

SNo	Assignment Description	Marks	CO	Level
	·			
1.	Obtain the scaling factor for the following device parameters: (I) Gate Capacitance (II) Gate Area (III) Saturation Current (Idss) (IV) Channel Resistance (Ron) (V) Max Operating Frequency (fo) (VI) Power Dissipation per gate (Pg) (VII) Current density (J) (VIII) Gate delay (Td).	8	CO3	L3
2.	With a neat diagram explain 4x4 Barrel shifter.	8	CO3	L2
3.	Explain the general arrangement of a 4 bit ALU.	8	CO3	L2
4.	Explain in detail any One Adder Enhancement technique.	8	CO3	L2
5.	Find the scaling factors for: i) Saturation current ii) Current density iii) Power dissipation/unit area iv) Maximum operating frequency	8	CO3	L3
6.	Design a 4 bit ALU to implement addition, subtraction, EX-OR, EX-NOR, OR and AND operations.	8	CO3	L3
7.	With a neat diagram, explain 4x4 barrel shifter.	8	CO3	L2
8.	Describe Manchester Carry-chain.	8	CO3	L2
9.	Discuss the architectural issues related to VLSI subsystem design.	8	CO <sub>4</sub>	L2
10.	Explain Pseudo nMOS logic for NAND gate and Inverter.	8	CO <sub>4</sub>	L2
11.	Discuss the architectural issues to be followed in the design of a VLSI subsystem.	5	CO <sub>4</sub>	L2
12.	Explain in detail the Generic Structure of an FPGA fabric.	7	CO4	L2
13.	Explain switch logic implementation of a 4x4 four way multiplexer.	4	CO4	L2
14.	Explain Parity generator with basic block diagram and stick diagram.	8	CO4	L2
15.	Explain Field Programmable Gate Array architectures.	8	CO <sub>4</sub>	L2
16.	Explain the Structured Design approach for the implementation of a Parity Generator with relevant stick diagram.	8	CO <sub>4</sub>	L2
17.	Explain Dynamic CMOS logic with an example.	8	CO <sub>4</sub>	L2
18.	Discuss the programmable logic array with its structure and floor plan	5	CO4	L2
19.	Discuss the design of data selectors	5	CO4	L2
20.	Discuss the FPGA abstractions with a diagram.	6	CO <sub>4</sub>	L2

# D<sub>3</sub>. TEACHING PLAN - 3

Title:	Memory, Registers and Aspects of system Timing	Appr	10 Hrs
		Time:	
а	Course Outcomes	СО	Blooms
-	At the end of the topic the student should be able to	-	Level
	Understand the memory and testablility issues	CO <sub>5</sub>	L2

b	Course Schedule		
	Portion covered per hour	-	
41.	System Timing Considerations.	CO <sub>5</sub>	L2
42.	Some commonly used Storage/Memory elements.	CO <sub>5</sub>	
43.	Some commonly used Storage/Memory elements continued.	CO <sub>5</sub>	 L2
44.		CO <sub>5</sub>	L2
45.	Some commonly used Storage/Memory elements continued.  Testing and Verification: Introduction.	CO <sub>5</sub>	L2
46.	Logic Verification.	CO <sub>5</sub>	L2
		CO <sub>5</sub>	L2
47.	Logic Verification Principles.	CO <sub>5</sub>	L2
48.	Manufacturing Test Principles.	_	
49.	Design for testability.	CO5	L2
50.	Design for testability continued.	CO <sub>5</sub>	L2
	Application Areas		
С	Application Areas  Students should be able employ / apply the Module learnings to	-	-
	Test the IC	CO <sub>5</sub>	 L3
	rest the re	005	
d	Review Questions	-	_
-	The attainment of the module learning assessed through following questions	-	-
1.	Explain 3 transistor dynamic RAM cell.	CO <sub>5</sub>	L2
2.	Write a note on testability and testing.	CO <sub>5</sub>	L2
3.	Explain the scan design techniques.	CO <sub>5</sub>	L2
4.	Demonstrate write operation & read operation for four transistor dynamic and six transistor static CMOS memory cell.	CO <sub>5</sub>	L3
5.	Explain 3-Transistor Dynamic RAM cell with Schematic and stick diagram.	CO <sub>5</sub>	L2
6.	List the System timing Considerations.	CO5	L1
7.	Explain any two fault models in combinational circuits.	CO <sub>5</sub>	L2
8.	Explain Pseudo-Static RAM cell (CMOS) with schematic and stick diagram.	CO5	L2
9.	Write short notes on  I) Observability and Controllability  II) Built in Self Test (BIST)	CO5	L2
10.	Explain three transistor DRAM with its diagram and stick diagram.	CO <sub>5</sub>	L2
11.	Discuss the ASM chart for JK flip flop with its NAND and logic arrangement.	CO5	L2
12.	Explain logic verification process with its functional equivalence diagram.	CO5	 L2
13.	Discuss the design for manufacturability.	CO <sub>5</sub>	L2
14.	Discuss the Ad-hoc testing.	CO <sub>5</sub>	L2
е	Experiences	-	
1			

# E3. CIA EXAM - 3

## a. Model Question Paper - 3

Crs		17EC63	Sem:	6	Marks:	30	Time:	me: 75 minutes				
Code	<b>ə</b> :											
Cour	se:	VLSI Desigr	า									
-	-	Note: Answ	er any 2 que	estions, eac	h carry equ	al marks.		Marks	СО	Level		
1	а	Explain 3-Tr	ansistor Dyr	amic RAM o	cell with Sch	ematic and	stick diagrar	n. 8	CO5	L2		
	b	Explain Pse	Explain Pseudo-Static RAM cell (CMOS) with schematic and stick diagran							L2		
		or										

2	а	Explain the scan design techniques.	8	CO <sub>5</sub>	L2
	b	Discuss the ASM chart for JK flip flop with its NAND and logic	7	CO5	L2
		arrangement.			
3	a	Explain logic verification process with its functional equivalence diagram.	8	CO5	L2
	b	Discuss the design for manufacturability.	7	CO5	L2
		or			
4	а	Write a note on testability and testing.	8	CO5	L2
	b	Discuss the Ad-hoc testing.	7	CO5	L2

## b. Assignment - 3

			М	odel Assignmen	t Question	S			
Crs Code:	17EC63	Sem:	6	Marks:	5 / 10	Time:	90 – 120 i	minute:	S
Course:	VLSI Des	ign							
SNo			Assig	nment Descript	ion		Marks	СО	Level
1.	Explain 3	transistor c	lynamic I	RAM cell			8	CO5	L2
2.	<u> </u>	ote on testa	•				8	CO5	L2
3.		e scan des					8	CO5	L2
4.				& read operation	n for four ti	ransistor	8	CO5	L3
4.				atic CMOS memo		arisistor		005	
5.		Transistor I	Dynamic	RAM cell with So	chematic a	and stick	6	CO5	L2
	diagram.								
6.		ystem timir					4	CO5	L1
7.		•		in combinationa			6	CO5	L2
8.	Explain Ps diagram.	seudo-Stat	ic RAM c	ell (CMOS) with s	schematic	and stick	8	CO <sub>5</sub>	L2
9.	I) Observa	rt notes on ability and ( Self Test (E	Controlla	bility			8	CO <sub>5</sub>	L2
10.	Explain th	ree transis	tor DRAM	1 with its diagran	n and stick	diagram.	7	CO <sub>5</sub>	L2
11.	Discuss tharrangem		art for JK	flip flop with its I	NAND and	logic	9	CO <sub>5</sub>	L2
12.	Explain logic verification process with its functional equivalence diagram.						6	CO5	L2
13.	Discuss th	ne design f	or manuf	acturability.			6	CO <sub>5</sub>	L2
14.	Discuss th	ne Ad-hoc	testing.	-			4	CO5	L2

## F. EXAM PREPARATION

## 1. University Model Question Paper

Course:		VLSI Design	′ Year	JULY /2020						
Crs Code:		17ec63	Sem:	6	Marks: 100 Time:				180 minutes	
-		Answer any FIVE full questions, choosing ONE full question from each module						Marks	СО	Level
1		Derive the CM( and n device cl	vice	8	CO1	L2				
		With Suitable diagrams explain the three regions of operation of depletion mode NMOS transistor.							CO1	L2
2	a	With neat sketches explain the CMOS Twin tub process steps to fabricate							CO2	L2

		a CMOS inverter.			
	b	With neat diagram discuss the nMOS fabrication process steps.	7	CO2	L2
3	a	Discuss the CMOS design style with a diagram.	5	CO3	L2
	b	Draw the stick diagram for the following using CMOS logic (i) Y=A+B+C (ii) 2 i/p NAND gate.	5	CO3	L3
	С	Discuss the different contact cuts with an example to each	6	CO3	L2
		or			
4	а	With a diagram derive an expression for sheet resistance and mention the Rs values of metal, p and n transistor channels for 5 um technology.	5	CO <sub>4</sub>	L2
	b	Derive an equation for rise time and fall time with respect to CMOS inverter.	8	CO <sub>4</sub>	L2
	С	Draw the circuit and stick diagram for 2 i/p NOR gate using CMOS logic.	3	CO3	L3
5	а	Explain the constant field, constant voltage scaling models with a diagram and scaling effect table.	6	CO <sub>5</sub>	L2
	b	Discuss the problems associated in VLSI design. How do you reduce them?	5	CO <sub>5</sub>	L2
	С	Discuss the different bus architectures.	5	CO <sub>5</sub>	L2
		or			
6	a	Discuss the design of 4-bit adder.	7	CO6	L2
	b	With relevant diagram discuss Manchester carry chain operation.	5	CO6	L2
	С	Explain the carry select adder with a diagram.	4	CO6	L2
7	а	Discuss the programmable logic array with its structure and floor plan	5	CO7	L2
	b	Discuss the architectural issues related to VLSI subsystem design.	<u>5</u> 6	CO7	
	C	Discuss the design of data selectors.	5	CO7	L2
		or			
8	а	Explain the architecture of field programmable gate array	10	CO8	L2
	b	Discuss the FPGA abstractions with a diagram.	6	CO8	L2

# 2. SEE Important Questions

Cours	se:	VLSI Design					Month	/ Year	June /	2020
Crs Code:		17EC63	Sem:	6	Marks:	100	Time:		180 mi	inutes
	Note Answer all FIVE full questions. All questions carry equal marks.								-	
Mod ule	Qno.	Important Q	uestion					Marks	СО	Year
1	1	Derive the C and n device	evice	8	CO1	L2				
	2	Explain the r values of Vg:		cement mo	ode transistor ope	eration for di	fferent	6	CO1	L2
	3	Explain the fand write the			OS p-well proces	s with neat d	iagram	6	CO2	L2
	4	What are the advantages of BiCMOS process over CMOS technology.								L2
	5	With Suitable Enhancemer	7	CO1	L2					
2	1	Draw the sch	nematic, stic	k diagram a	and layout for a C	MOS XNOR	gate.	9	CO3	L3
	2				the given metal l ve value of metal				CO4	L3
		Fig					Q4(a)			
	3				dard unit of capa 10S inverter with	_	•	8	CO4	L3
17EC 6	_		I riabte re	I						

		2λ, Zpd=2λ/2λ. Also estimate the total power dissipated if VDD=5V.			
	4	Derive the expression for sheet resistance Rs.	4	CO <sub>4</sub>	L2
	5	Calculate the capacitance of the structure given below in Figure 4(b)	<del>4</del> 6	CO <sub>4</sub>	L3
	5	Figure 4(b)	0	004	
3	1	Explain in detail any One Adder Enhancement technique.	8	C06	L2
	2	Find the scaling factors for:	8	CO <sub>5</sub>	L3
		i) Saturation current			_5
		ii) Current density			
		iii) Power dissipation/unit area			
		iv) Maximum operating frequency			
	3	Design a 4 bit ALU to implement addition, subtraction, EX-OR, EX-NOR, OR and AND operations.	8	CO6	L3
	4	With a neat diagram, explain 4x4 barrel shifter.	8	CO6	L2
	5	Describe Manchester Carry-chain.	8	CO6	L2
4	1	Explain the Structured Design approach for the implementation of a Parity Generator with relevant stick diagram.	8	CO7	L2
	2	Explain Dynamic CMOS logic with an example.	8	CO7	L2
	3	Discuss the programmable logic array with its structure and floor plan	5	CO8	L2
	4	Discuss the design of data selectors	5	CO8	L2
	5	Discuss the FPGA abstractions with a diagram.	6	CO8	L2
5	1	Explain 3 transistor dynamic RAM cell.	8	CO9	L2
	2	Write a note on testability and testing.	8	CO10	L2
	3	Explain the scan design techniques.	8	CO10	L2
	4	Demonstrate write operation & read operation for four transistor dynamic	8	CO9	L3
		and six transistor static CMOS memory cell.		00	1 -
	5	Explain 3-Transistor Dynamic RAM cell with Schematic and stick diagram.	6	CO9	L2

## **Course Outcome Computation**

### **Academic Year:**

### Odd / Even semester

Т3		
Q2 LV		

LV Threshold : 3:>60%, 2:>=50% and <=60%, 1: <=49%

CO1 Computation :(2+2+2+3)/4 = 10/4=2.5

# **PO Computation**

Dua avecua	DO4		00	D	20	D/	24	DC	140	DC	140	D	20	D	24
Program Outcome	PO1 PO3		PO <sub>3</sub>		PO1		PO12		PO12		P06		P	<b>D1</b>	
Weight of	3	3 1		3		2		2		3		3		1	
CO - PO	004				20	C(	CO4		00-		CO6		CO7		20
Course Outcome	CO <sub>1</sub>		02	C	D3	C	<i>)</i> 4	C	O5	C	06	C	)/	CC	8C
Test/Quiz/		Т	1					Т					Т	3	
Lab		•	=					•	_				•	J	
QUESTION	Q1	L Q2	LV	Q3	LV	Q1	LV	Q2	LV	Q3	LV	Q1	LV	Q2	LV
NO		V													
MAX	10	- 10	-	10	-	10	-	10	-	10	-	10	-	10	-
MARKS															
USN-1															
USN-2															
USN-3															
17EC 60								0	on ria	ht @age	7 0 1 1	CAllria	htc rock	oniod	

USN-4 USN-5 USN-6

Average CO Attainment